ChatGPT, Make a Secure Malloc for me (PLARCH 2023 - Programming Languages for Architecture) - PLDI 2023

Sat 17 - Wed 21 June 2023 Orlando, Florida, United States

Who

Jeremy Singer, Zheng Wang

Track

Time Zone

The program is currently displayed in (GMT-04:00) Eastern Time (US & Canada).

Use conference time zone: (GMT-04:00) Eastern Time (US & Canada)Select other time zone

The GMT offsets shown reflect the offsets at the moment of the conference.

Time Band

By setting a time band, the program will dim events that are outside this time window. This is useful for (virtual) conferences with a continuous program (with repeated sessions).
The time band will also limit the events that are included in the personal iCalendar subscription service.

Display full programSpecify a time band

When

Sat 17 Jun 2023 17:30 - 17:40 at Magnolia 4 - PLARCH: Session 4 Chair(s): Adrian Sampson

Abstract

Two long-term trends have now reached maturity in the computing field: namely generative AI and memory-secure processors. In our research, we aim to exploit the synergy between these trends to use customized large language models to generate system-level memory management routines that takes advantage of a range of processor features supporting memory security. In this position paper, we sketch out the research agenda for this project.

Link to Preprint

https://www.dcs.gla.ac.uk/~jsinger/pdfs/plarch23.pdf

Jeremy Singer

University of Glasgow

United Kingdom

Zheng Wang

University of Leeds, UK

Time Zone

The program is currently displayed in (GMT-04:00) Eastern Time (US & Canada).

Use conference time zone: (GMT-04:00) Eastern Time (US & Canada)Select other time zone

The GMT offsets shown reflect the offsets at the moment of the conference.

Time Band

By setting a time band, the program will dim events that are outside this time window. This is useful for (virtual) conferences with a continuous program (with repeated sessions).
The time band will also limit the events that are included in the personal iCalendar subscription service.

Display full programSpecify a time band

Session Program

Sat 17 Jun
Displayed time zone: Eastern Time (US & Canada) change

	16:00 - 17:50	PLARCH: Session 4PLARCH at Magnolia 4 Chair(s): Adrian Sampson Cornell University #plarch-sat-magnolia4

	16:00 15m Talk		Novel Numerical Hardware Design Methodology - From machine readable specification to optimized RTL PLARCH Theo Drane Intel Corporation, USA, Bill Zorn Intel Corporation, USA, Samuel Coward Imperial College London, UK / Intel Corporation File Attached
	16:15 15m Talk		Mixed-Abstraction HDLs and A Discussion on Other Aspects of HDL Design PLARCH Vighnesh Iyer University of California, Berkeley, Borivoje Nikolic University of California, Berkeley File Attached
	16:30 10m Talk		New Embedded DSLs for Hardware Design and Verification PLARCH Vighnesh Iyer University of California, Berkeley, Kevin Laeufer UC Berkeley, Young-Jin Park University of California, Berkeley, Rohit Agarwal University of California, Berkeley, Lixiang Yin University of California, Berkeley, Bryan Ngo University of California, Berkeley, Oliver Yu University of California, Berkeley, Koushik Sen University of California at Berkeley, Borivoje Nikolic University of California, Berkeley File Attached
	16:40 10m Talk		Fearless Hardware Design PLARCH Rachit Nigam Cornell University
	17:00 10m Talk		Library-based Compartmentalisation on CHERI PLARCH Dapeng Gao University of Cambridge, Robert N. M. Watson University of Cambridge
	17:10 10m Talk		Non-Newtonian Hardware Design for Longevity PLARCH Guy Wilks UC Santa Barbara, Jonathan Balkind UC Santa Barbara
	17:20 10m Talk		On the Generality of Matrix Multiplication PLARCH Andrew Alex UC Santa Barbara, Zachary Sisco UC Santa Barbara, Jonathan Balkind UC Santa Barbara
	17:30 10m Talk		ChatGPT, Make a Secure Malloc for me PLARCH Jeremy Singer University of Glasgow, Zheng Wang University of Leeds, UK Pre-print