Registered user since Thu 1 Jun 2023
Name:Vighnesh Iyer
Affiliation:University of California, Berkeley
Contributions
| PLARCH 2023 | New Embedded DSLs for Hardware Design and Verification Mixed-Abstraction HDLs and A Discussion on Other Aspects of HDL Design | ||||||||||||||||||||||||||||||||||||||||
| Show activities from other conferences | |||||||||||||||||||||||||||||||||||||||||
Using general profile